Task Scheduling under Performance Constraints for Reducing the Energy Consumption of GALS Multi-Processor SoC
نویسندگان
چکیده
The present paper focuses on applications that are periodic and have both latency and throughput constraints. For these applications, pipeline scheduling is effective for reducing energy consumption. Thus, the present paper proposes a pipelined task scheduling method for minimizing the energy consumption of GALS MP-SoC under latency and throughput constraints. First, we model target GALS MP-SoC architecture and application tasks. We then show that the energy optimization problem under this model belongs to the class of Mixed-Integer Linear Programming. Next, we propose a new scheduling method based on simulated annealing for the purpose of solving this problem quickly. Finally, experimental results demonstrate that the proposed method achieves a significant energy reduction on a real application under a practical architecture.
منابع مشابه
Green Energy-aware task scheduling using the DVFS technique in Cloud Computing
Nowdays, energy consumption as a critical issue in distributed computing systems with high performance has become so green computing tries to energy consumption, carbon footprint and CO2 emissions in high performance computing systems (HPCs) such as clusters, Grid and Cloud that a large number of parallel. Reducing energy consumption for high end computing can bring various benefits such as red...
متن کاملSoftware Energy Reduction Techniques for Variable- Voltage Processors Dynamically Controlled Variable-voltage Processors
0740-7475/01/$10.00 © 2001 IEEE March–April 2001 ADVANCES IN deep-submicron technologies have enabled system-on-chip (SOC) designs in which a system’s entire functionality rests on a single chip. SOCs are embedded in various electric products, such as portable information terminals, digital audio systems, and automobiles. Many of these products are real-time systems with timing constraints. An ...
متن کاملSoftware Energy Reduction Techniques for Variable-Voltage Processors
have enabled system-on-chip (SOC) designs in which a system’s entire functionality rests on a single chip. SOCs are embedded in various electric products, such as portable information terminals, digital audio systems, and automobiles. Many of these products are real-time systems with timing constraints. An important consideration in SOC design is minimizing power consumption. Heat due to high p...
متن کاملScheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multi-Processor Real-Time Systems
The power consumption of modern high-performance processors is becoming a major concern because it leads to increased heat dissipation and decreased reliability. While many techniques have been proposed to reduce power consumption for uni-processors, there has been considerably less work on multi-processor systems. In this paper, we focus on poweraware scheduling for multi-processor real-time s...
متن کاملA Power-Efficient Methodology for Mapping Applications on Multi-Processor, System-on-Chip Architectures
This work introduces an application mapping methodology and case study for multi-processor on-chip architectures. Starting from the description of an application in standard sequential code (e.g. in C), first the application is profiled, parallelized when possible, then its components are moved to hardware implementation when necessary to satisfy performance and power constraints. After mapping...
متن کامل